Package pinouts and signal descriptions Table 4. Functional port pin descriptions (continued) Port PCR pin PA PCR AF0 AF1 AF2 AF3 - PB PCR AF0 AF1 AF2 AF3 PB PCR AF0 AF1 AF2 - PB PCR AF0 AF1 AF2 AF3 PB PCR AF0. Functional port pin descriptions (continued) Port PCR pin PA PCR AF0 AF1 AF2 AF3 - PA PCR AF0 AF1 AF2 AF3 - PA PCR AF0 AF1 AF2 AF3. Functional port pin descriptions (continued) Port PCR pin PA PCR AF0 AF1 AF2 AF3 - PA PCR AF0 AF1 AF2 AF3 - PA PCR AF0 AF1 AF2 AF3 - PA PCR AF0 AF1. Port pin Function RESET Bidirectional reset with Schmitt-Trigger characteristics. Package pinouts and signal descriptions Fast I = Input only with analog feature A = Analog 3.2 System pins The system pins are listed in Table 3.
PC PB PC PI A PH PC PC PC B PH VDD_HV_ PC PL PI PJ PB PK D PG PI PH PG VDD_LV E PA PG PA PE F PE PE PE. Package pinouts and signal descriptions PB 1 PC 2 PC 3 PC 4 PJ 5 VDD_HV_A 6 VSS_HV 7 PH 8 PH 9 PH 10 P 11 P 12 PG 13 PG 14 PG 15 PG 16 PA 17 PE. For functional port pin description, see Table 4. Package pinouts and signal descriptions The available LQFP pinouts and the MAPBGA ballmaps are provided in the following figures.
MPC5646C series block summary (continued) Block LinFlexD (Local Interconnect Network Flexible with DMA support) Memory protection unit (MPU) Clock generation module (MC_CGM) Power control unit (MC_PCU) Reset generation module (MC_RGM) Mode entry module (MC_ME) Non-Maskable Interrupt. Block Analog-to-digital converter (ADC) Converts analog voltages to digital values Boot assist module (BAM) Clock monitor unit (CMU) Cross triggering unit (CTU) Cryptographic Security Engine (CSE) Crossbar (XBAR). Table 2 summarizes the functions of the blocks present on the MPC5646C. JTAGC JTAG Port Nexus Port Nexus NMI0 Voltage NMI1 regulator NMI0 Interrupt requests from peripheral NMI1 Clocks CMU FMPLL STM RTC/API. īlock diagram 2 Block diagram Figure 1 shows the detailed block diagram of the MPC5646C. MPC5646C family comparison Feature MPC5644B Package 176 208 176 LQFP LQFP LQFP kHz oscillator (SXOSC) 12 GPIO 147 177 147 Debug JTAG Cryptographic Services Engine (CSE) 1 Feature set dependent on selected peripheral multiplexing.
įeature MPC5644B MPC5644C Package 176 208 176 LQFP LQFP LQFP CPU e200z4d e200z4d + e200z0h 2 Execution speed Up to 120 MHz Up to 120 MHz (e200z4d MHz (e200z0h) Code flash memory 1.5 MB Data flash memory. To ensure a complete understanding of the device functionality.
Introduction 1.1 Document Overview This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the MPC5646C device.
e200z4d dual issue, 32-bit core Power Architecture compliant CPU - 120 MHz - 4 KB, 2/4-Way Set Associative Instruction.Freescale Data Sheet: Technical Data MPC5646C Microcontroller Datasheet On-chip modules available within the family include the following features: